Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology
نویسندگان
چکیده
منابع مشابه
Design of a 32 b monolithic microprocessor based on GaAs HMESFET technology
This paper examines the design of a 32-b GaAs Fast RISC microprocessor (F-RISC/I). F-RISC/I is a single chip GaAs HMESFET processor targeted for implementation on a multichip module (MCM) together with cache memories. The CPU architecture, circuit design, implementation, and testing are optimized for a seven-stage instruction pipeline implemented with GaAs super-buffered FET logic (SBFL). We ha...
متن کاملDesign and Simulation of a Modified 32-bit ROM-based Direct Digital Frequency Synthesizer on FPGA
This paper presents a modified 32-bit ROM-based Direct Digital Frequency Synthesizer (DDFS). Maximum output frequency of the DDFS is limited by the structure of the accumulator used in the DDFS architecture. The hierarchical pipeline accumulator (HPA) presented in this paper has less propagation delay time rather than the conventional structures. Therefore, it results in both higher maximum ope...
متن کاملThe Design of a Stack-Based Microprocessor
This paper describes the design of a stack-based CPU using eld-programmable gate array technology. The architecture to be implemented was already deened by a compiler, which had been implemented previously. We describe what tools and strategies were used to implement diierent parts of the processor, as well as the nal integration process.
متن کاملA Complementary GaAs Microprocessor for Space Applications
This paper describes the development of a complementary GaAs PowerPCTM microprocessor suitable for space applications. Motorola’s 0.5μm Complementary GaAs (CGaAsTM) process was selected as the semiconductor technology because of its unique abilities to meet the requirements of space and satellite systems. Recently published findings indicate that CGaAs has a power-delay product of 0.01 μW/MHz/g...
متن کاملA DSP-Enhanced 32-Bit Embedded Microprocessor
EISC (Extendable Instruction Set Computer) is a compressed code architecture developed for embedded applications. In this paper, we propose a DSP-enhanced embedded microprocessor based on the 32-bit EISC architecture. We present how we could exploit the special features, and how we could overcome the deficits, of the EISC architecture to accelerate DSP applications with a relatively low hardwar...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Very Large Scale Integration (VLSI) Systems
سال: 1997
ISSN: 1063-8210,1557-9999
DOI: 10.1109/92.585228